Energy-Efficient LDPC Decoder using DVFS for binary sources
نویسندگان
چکیده
This paper deals with reduction of the transmission power usage in the wireless sensor networks. A system with FEC can provide an objective reliability using less power than a system without FEC. We propose to study LDPC codes to provide reliable communication while saving power in the sensor networks. As shown later, LDPC codes are more energy efficient than those that use BCH codes. Another method to reduce the transmission cost is to compress the correlated data among a number of sensor nodes before transmission. A suitable source encoder that removes the redundant information bits can save the transmission power. Such a system requires distributed source coding. We propose to apply LDPC codes for both distributed source coding and source-channel coding to obtain a two-fold energy savings. Source and channel coding with LDPC for two correlated nodes under AWGN channel is implemented in this paper. In this iterative decoding algorithm is used for decoding the data, and it’s efficiency is compared with the new decoding algorithm called layered decoding algorithm which based on offset min sum algorithm. The usage of layered decoding algorithm and Adaptive LDPC decoding for AWGN channel reduces the decoding complexity and its number of iterations. So the power will be saved, and it can be implemented in hardware.
منابع مشابه
Energy-Efficient LDPC Decoder using DVFS for binary sources
This paper deals with reduction of the transmission power usage in the wireless sensor networks. A system with FEC can provide an objective reliability using less power than a system without FEC. We propose to study LDPC codes to provide reliable communication while saving power in the sensor networks. As shown later, LDPC codes are more energy efficient than those that use BCH codes. Another m...
متن کاملAREA AND ENERGY EFFICIENT VLSI ARCHITECTURES FOR LOW-DENSITY PARITY-CHECK DECODERS USING AN ON-THE-FLY COMPUTATION A Dissertation by KIRAN
Area and Energy Efficient VLSI Architectures for Low -Density Parity-Check Decoders Using an On-the-Fly Computation. (December 2006) Kiran Kumar Gunnam, M.S., Texas A&M University Co-Chairs of Advisory Committee: Dr. Gwan Choi Dr. Scott Miller The VLSI implementation complexity of a low density parity check (LDPC) decoder is largely influenced by the interconnect and the storage requirements. T...
متن کاملArchitecture of a low-complexity non-binary LDPC decoder for high order fields
In this paper, we propose a hardware implementation of the EMS decoding algorithm for non-binary LDPC codes, presented in [10]. To the knowledge of the authors this is the first implementation of a GF(q) LDPC decoder for high order fields (q ≥ 64). The originality of the proposed architecture is that it takes into account the memory problem of the nonbinary LDPC decoders, together with a signif...
متن کاملEfficient Decoding Techniques for LDPC Codes
Efficient decoding techniques for LDPC codes are in demand, since these codes are included in many standards nowadays. Although the theoretical performance of LDPC codes is impressive, their practical implementation leads to problems like numerical inaccuracy, limited memory resources, etc. We investigate methods that are suited to reduce the decoding complexity while still keeping the loss in ...
متن کاملA Novel Approach to built an Area Efficient Architecture for Block LDPC Codes
Low Density Parity Checker (LDPC) decoder requires large amount of memory access which leads to high energy consumption. The amount of achievable memory bypassing depends on the decoding orders of the layers. The proposed decoder was implemented in TSMC 0.18m CMOS process. Experimental results show that for a LDPC decoder targeting IEEE 802.11n specification, the amount of memory access values ...
متن کامل